The development of optically transparent and mechanically flexible electronic circuitry is an essential step in the effort to develop next-generation display technologies, including 'see-through' and conformable products. Nanowire transistors (NWTs) are of particular interest for future display devices because of their high carrier mobilities compared with bulk or thin-film transistors made from the same materials, the prospect of processing at low temperatures compatible with plastic substrates, as well as their optical transparency and inherent mechanical flexibility. Here we report fully transparent In 2 O 3 and ZnO NWTs fabricated on both glass and flexible plastic substrates, exhibiting high-performance n-type transistor characteristics with 82% optical transparency. These NWTs should be attractive as pixel-switching and driving transistors in active-matrix organic light-emitting diode (AMOLED) displays. The transparency of the entire pixel area should significantly enhance aperture ratio efficiency in active-matrix arrays and thus substantially decrease power consumption.
In view of the inherent limitations of silicon-based electronic circuits and the demand for portable display/communication/ computational/identification products, the development of highperformance transparent devices is the focus of much activity. The availability of optically transparent and mechanically flexible electronic circuitry could open the door to next-generation display technologies, including 'see-through' and conformable products.
Poly-silicon thin-film transistors (poly-Si TFTs) and amorphoussilicon thin-film transistors (a-Si TFTs) are widely used to fabricate commercial displays [1] [2] [3] , but their lack of transparency limits their utility in transparent device applications. In this regard, recent transparent transistor research efforts have focused on enhancing transparency and flexibility while maintaining or enhancing key TFT performance metrics. There have been several recent reports of transparent transistors fabricated with ZnO, SnO 2 , In 2 O 3 or other semiconducting oxide thin films, or with carbon nanotube networks as the active channel layers and opaque source and drain metals, or with carbon nanotube films and transparent source/drain electrodes [4] [5] [6] [7] [8] [9] [10] [11] . However, there have been no reports of fully transparent oxide nanowire transistors (NWTs) fabricated with all-transparent gate and source/drain electrodes and displaying high transistor performance. In 2 O 3 and ZnO nanowires are particularly promising candidates for transistor active channels satisfying these requirements because they are both transparent and mechanically robust/flexible. Furthermore, indium-tin oxide (ITO) and indium-zinc oxide (IZO) are attractive transparent conductors for gate and source/drain electrodes [12] [13] [14] . In addition to transparency, transistor performance metrics such as high oncurrent (I on ), high on/off current ratio (I on /I off ), high field-effect mobility (m eff ), steep subthreshold slope (S) and small threshold voltage (V T ) variation during transistor operation are required to realize commercially viable logic circuits and display devices.
Recent studies of NWTs have reported stable, highperformance transistor characteristics rivalling or surpassing those of a-Si and poly-Si TFTs, especially for m eff and S (refs [15] [16] [17] [18] . The mobility observed in the present study exceeds the typical bulk mobility 19 reported for In 2 O 3 as well as the reported mobility 9 in transparent In 2 O 3 thin-film transistors. Similar phenomena, that is, nanowire mobilities exceeding bulk mobilities, have been reported in a number of materials [16] [17] [18] . Although the exact mechanisms for this are not completely clear, the quasi-one-dimensional nature of nanowires may play a significant role in terms of reducing low-angle carrier scattering [20] [21] [22] [23] [24] . The use of preformed nanowires allows lowtemperature device processing, which is essential for applications such as circuits fabricated on plastic substrates.
The present results build on recent NWT studies indicating that the desired semiconductor properties can be achieved and that post-treatments such as ozone and electrical stressing further enhance device performance 25 
EXPERIMENTAL RESULTS AND DISCUSSION
A cross-sectional view of the fully transparent NWT structure with an individually addressed bottom gate is shown in Fig. 1a . The structure consists of a SiO 2 buffer layer, a patterned IZO gate electrode, an atomic layer deposition (ALD)-derived high-k Al 2 O 3 gate insulator, a single-crystal semiconducting In 2 O 3 (ref. 26) or ZnO (ref. 27 ) nanowire for the active channel, and ITO for the source/drain electrodes. No further passivation layers are used, so the dielectric above the nanowire is air. Figure 1b shows a top view of an NWT device, including all transparent components. Field-emission scanning electron microscope (FE-SEM) images of single In 2 O 3 and ZnO nanowires between source and drain electrodes are shown in Fig. 1c,d , respectively. The corresponding nanowire diameters and lengths (D/L) of single In 2 O 3 or ZnO nanowires addressed between source and drain on the glass substrates are 20 nm/ 1.80 mm and 120 nm/1.66 mm, respectively. Figure 2a shows the gate and drain leakage currents of a representative In 2 O 3 NWT device for the bias configurations shown in the inset. Note that the drain leakage current here is the summation of the body current leakage of the In 2 O 3 nanowire ($40 pA at 2 V) and the leakage current through the gate dielectric ($1 pA at 2 V). The Al 2 O 3 gate dielectric exhibits excellent insulating properties, with an electrical breakdown field of .8 MV cm 21 (ref. 28 ) and a dielectric constant of $9. The thin Al 2 O 3 gate dielectric allows the channel potential to be modulated at a relatively low gate voltage without significant gate leakage, resulting in a steep S and a high I on /I off . Figure 2b shows linear-scale and log-scale drain current versus gate -source voltage (I ds -V gs ) characteristics for the same In 2 O 3 NWT at V d ¼ 0.5 V before 2 min of ozone treatment (black squares) and after 2 min of ozone treatment (red solid line). Ozone treatments for 2 min resulted in significant device performance enhancement in terms of S, V T and I on . Compared with asfabricated devices, S was reduced from 600 mV dec 21 to 160 mV dec 21 , along with improvement in I on /I off ($1 Â 10 6 ), and a shift in V T from 21.16 V to 20.27 V. The improvement in S is due to change in terms of a reduction in the interfacial trap states and in fixed surface charge states 25 . Ozone treatment not only removes defects and contamination from the nanowire surface, but also changes the work function 29, 30 . Ozone is also expected to increase the density of oxygen vacancies near the nanowire surface. Because oxygen vacancies act as donor states 31, 32 , this should increase nanowire conductivity. Although the ITO and IZO microstructures and chemical bonding states are more complex, the basic crystal structures are sufficiently similar to those of In 2 O 3 and ZnO to reasonably expect that the In 2 O 3 and ZnO nanowire work functions will increase similarly upon ozone treatment 30, 33 . Thus, the source/drain-nanowire contact should not significantly change with ozone treatment. However, because the ozone treatment plausibly reduces nanowire surface dangling bonds and carbon contamination, and forms an oxygen vacancy-rich surface, the transistor characteristics including I on /I off , S and V T should be enhanced 34 . Figure 2c shows I ds -V gs curves for another device during four successive sweeps from 22 V to þ2 V, illustrating the excellent stability of the In 2 O 3 NWT. The I ds -V gs curves are comparable following bias sweeps, with consistent I on /I off , S and V T values. Furthermore, for the same device, I ds -V gs curves were swept from negative gate voltage (V g ( -)) to positive gate voltage (V g (þ)) and back to V g ( -) as shown in Fig. 2d . Over this bias range, the hysteresis is modest, which illustrates the excellent quality of the Al 2 O 3 gate insulator and indicates negligible charge trapping and detrapping in the gate insulator. Note that the nanowire channel active regions are not passivated in these devices. Fig. 2a 
The m eff of the representative In 2 O 3 NWT, deduced from transconductance (g m ¼ dI d /dV g ), varies from $514 to 300 cm 2 V 21 s 21 as the gate bias is increased from 0 V to 2 V, following a trend that is observed in NWTs, TFTs and MOSFETs. The ZnO NWT device exhibits S ¼ 0.3 V dec 21 , I on /I off % 1 Â 10 6 and V T ¼ -0.07 V, and m eff varies from $96 to 70 cm 2 V 21 s 21 over the gate bias range of 0 V to 3 V. One important device performance metric for high-speed and lowpower operation is the S ¼ dV gs /dlogI ds (mV dec 21 ). A small S value is required for switching transistors, ideally approaching the theoretical limit of $60 mV dec 21 . The present S values were extracted from the linear portion of the logI ds versus V gs plot (Fig. 3a,c) . The very small S values in In 2 O 3 and ZnO devices are comparable to other reports 35, 36 . The drain current versus drain-source voltage (I ds -V ds ) characteristics of fully transparent single In 2 O 3 and ZnO NWTs are shown in Fig. 3b,d . These devices exhibit typical enhancement mode long-channel FET Drain current (A) Drain current (μA) 
Black, red, green and blue data points correspond to first, second, third and fourth sweeps, respectively. The time between sweeps is $1 s. d, Measured I ds -V gs characteristics showing sweeps from 22 V g to þ2 V g (red circles) and from þ2 V g to 22 V g (blue squares), as indicated by arrows (V d ¼ 0.5 V). The bias sweep rate (dV g /dt) is 2 V s 21 .
behaviour. For the fully transparent In 2 O 3 single NWT device, I on is 21 . Both values are more than five times higher than those obtained in previous studies on transparent transistors using In 2 O 3 thin films, even after adjusting for the differences in gate lengths and gate capacitance. The single-crystal nature of the nanowires and the formation of relatively high-quality interfaces are believed to play key roles in achieving this performance. The optical transmission spectra through the In 2 O 3 and ZnO NWT structures, with the substrate absorption removed, are shown in Fig. 4 , showing the optical transmissions to be about Fig. 5b . The optical transmission through the NWT structure and substrate, with spectra shown in Fig. 5c , is $81% in the 350-1,350 nm wavelength range. Figure 5d shows the I ds -V gs characteristic of a representative single In 2 O 3 NWT on the plastic substrate. Here S ¼ 0.9 V dec 21 , I on /I off % 1 Â 10 5 , V T ¼ -0.6 V, and m eff varies from $167 to 120 cm 2 V 21 s 21 over the gate bias range of 1-3.5 V. The lower but respectable response characteristics on the plastic substrate may reflect the effects of high-temperature deposition (300 8C) and post rapid thermal annealing (500 8C for 30 s in N 2 ). Further optimization efforts are presently in progress.
Possible applications of the present transparent NWTs include pixel drivers for AMOLED displays. For AMOLEDs, increasing the aperture ratio is necessary to increase efficiency and reduce power consumption. For non-transparent transistors, maximizing the aperture ratio corresponds to minimizing the transistor and capacitor physical sizes. Transparent transistors would allow stacking of the drive transistors with the OLEDs, which would allow a larger transistor size (width/length) and capacitor size (single or dual capacitors). Device geometries could then be optimized to improve metrics such as peak luminescence, Commission Internationale de L'É clairage (CIE) coordinates and power consumption. Importantly, the present NWTs exhibit relatively high performance in comparison with typical TFTs for display applications, which should allow higher operating speeds and/or smaller device areas. For instance, in order to produce white peak luminance of $ 300 cd m 22 (71 Â 213 mm pixel size, 40% aperture ratio, 40% polarizer transmission, 5.1 cd A 21 of red, 13 cd A 21 of green, 5.7 cd A 21 of blue, and (0.31, 0.32) of white CIE coordinates) using phosphorescent materials, driving transistors on RGB pixels must provide $2.44 mA (red), $1.01 mA (green), $1.46 mA (blue) and $3.9 mA (white), respectively 41 . Therefore, the present transparent NWTs would be suitable for switching and driving transistors on such pixels. It is also expected that the required current for AMOLED operation will decrease with increasing aperture ratio provided by alltransparent components. The realization of flexible and transparent NWTs could also enable high-resolution and lowpower consumption products such as head-up displays. Although challenges remain in the precise control of nanowire positions and orientations on large-scale substrates for NWT integration, promising advances have recently been reported [42] [43] [44] [45] . For example, one report has demonstrated greater than 90% yield for the assembly of single-walled carbon nanotubes in desired positions 42 .
Moreover, nanowire/nanotube networks (nanomat/nanobundles) are also possible solutions [46] [47] [48] . We recently reported transistors consisting of up to 22 ZnO nanowires assembled in parallel and have shown that on-current levels scale with the number of nanowires and with negligible degradation in the subthreshold slope 49 .
CONCLUSIONS
In summary, fully transparent NWTs are fabricated using In 2 O 3 and ZnO nanowires as active channels, Al 2 O 3 as the gate insulator, ITO as the source/drain electrodes and IZO as the gate electrodes. The optical transmission of these devices is $82%, and they exhibit transfer and current versus voltage (I-V) characteristics comparable to those observed in non-transparent devices using the same types of nanowires. Fully transparent and mechanically flexible NWTs are fabricated on plastic substrates and have an optical transmission of $81%. The combination of excellent optical transparency and mechanical flexibility of In 2 O 3 and ZnO nanowires, as well as excellent device performance metrics, make these NWTs an attractive technology for realizing transparent and flexible circuits. Fully transparent NWTs will not only increase aperture ratio efficiency in active matrix arrays, but will also enable low-power consumption as well as transparency for future display technologies.
METHODS

FABRICATION OF IN 2 O 3 AND ZNO NWT DEVICES
The 500-nm-thick SiO 2 was deposited by plasma-enhanced chemical vapour deposition on Corning 1737 glass substrates and served as a buffer and planarization layer. Individual gate electrodes were formed by sputtering IZO (R sheet ¼ 40 ohms per square) and by ion-assisted deposition (IAD) at room temperature (R sheet ¼ 60 ohms per square) and subsequent patterning by photolithography and etching. An 18-nm-thick layer of Al 2 O 3 was then deposited using atomic layer deposition at 300 8C in an ASM Microchemistry F-120 ALCVD system using trimethyl aluminium (Al(CH 3 ) 3 ) (TMA) and water as precursors. Following Al 2 O 3 deposition, the substrates were annealed at 500 8C for 30 s under N 2 to improve the film quality. Next, a suspension of In 2 O 3 or ZnO nanowires in VLSI-grade 2-propanol solution was disbursed on the gate patterned substrates. Single-crystal semiconducting In 2 O 3 nanowires were synthesized by a pulsed laser ablation process 26 , with average diameter and length of 20 nm and 5 mm, respectively. Powdered ZnO nanowires synthesized by thermal evaporation and condensation were purchased from Nanolab. The average diameter and length were 120 nm and 5 mm, respectively, and microstructural characterization indicated that they were highly crystalline 27 . Finally, ITO source/drain electrodes were deposited by IAD at room temperature and patterned by photolithography. Following source/drain electrode patterning, the NWTs were subjected to an ozone treatment (UV-Ozone cleaner, UVO 42-220, Jelight) for 2 min to achieve optimum transistor performance in terms of I on , I on :I off ratio, S and m eff . The ozone environment was obtained by setting the oxygen content to 50 p.p.m., the ultraviolet (UV) wavelength to 184.9 nm and UV lamp power to 28 mW cm 22 at 254 nm. Note that the devices were shielded from UV light. Fully transparent and flexible In 2 O 3 NWT devices using PET (Melinex, DuPont) were also fabricated with a PET/ITO(G)/Al 2 O 3 /In 2 O 3 nanowire/ITO(S/D) structure (Fig. 5a ). The 50-nm-thick Al 2 O 3 layer was deposited at 200 8C. The ITO for the gate and source/drain electrodes was deposited using IAD. The nanowire lengths of given transistors between source and drain were obtained from the FE-SEM image, and account for the angle between the nanowire and the electrode edges.
CHARACTERIZATION METHODOLOGY
The work function of an as-grown ITO thin film was measured using an AC-2, RKI Instruments photoelectron spectrometer. The UV-Vis spectra were recorded with a Varian Cary 1E spectrophotometer. Electrical I-V measurements were performed using a Keithley 4200 semiconductor characterization system. The nanowires within a device were imaged with a Hitachi S-4800 FE-SEM following electrical characterization.
CALCULATION OF MOBILITY AND THRESHOLD VOLTAGE
In contrast with planar transistors in which carrier concentration and mobility can be determined independently, for example, through Hall effect and conductivity measurements, the lack of extended lateral geometries in NWTs dictates an alternative approach for determining mobility. Following the typical approach used in earlier NWT studies, we calculated a field-effect mobility (m eff ) using a combination of the cylinder-on-plate (COP) capacitance model C i ¼ 2p1 0 k eff L/cosh 21 (1 þ t ox /r) and the relationship m ¼ dI ds /dV gs Â L 2 /C i Â 1/V ds obtained from the MOSFET linear region model 50 , where a k eff value of $9.0 is the effective dielectric constant of Al 2 O 3 , L is the channel length of the NWTs ($1.80 mm for an In 2 O 3 nanowire, $1.66 mm for a ZnO nanowire), r is the radius of the NWTs (10 nm for the In 2 O 3 nanowire, 60 nm for the ZnO nanowire), t ox $ 18 nm is the thickness of the gate insulator, dI ds /dV gs is the transconductance and V ds is drain voltage. In the case of flexible and transparent In 2 O 3 NWTs, L $ 1.79 mm and r $ 10 nm are used. Our device geometry consists of the gate dielectric (k eff $ 9) below and air (k eff $ 1) above the nanowire. A previous comparision 51 between electrostatic simulations and an analytic formula for capacitance (a form of the COP equation valid for t ox ) r) for a comparable geometry to SiO 2 /air showed good agreement between the two capacitances over a range of t ox /r from 8 to 40, provided that a value of k eff ¼ 0.51 R1SiO2 was used. As our geometry uses a higher k dielectric constant and smaller t ox /r ($1.8), the fringing fields are more tightly confined to the gate dielectric layer. We have therefore chosen to use k eff $ 1 R1Al2O3 , which would tend to overestimate the capacitance (because the appropriate correction factor is greater than 0.5 but less than 1.0), and therefore underestimate the mobility. The transconductances shown in Fig. 3a,b and Fig. 4d have been smoothed by polynomial fit to three orders with 20 points fit to the curve. In order to extract V T , here we used the extrapolated V T (V T ¼ V G (g m_max ) 2 (I D (g m_max )/g m_max ) where g m ¼ @I D /@V G (at V d ¼ 0.5 V)), because it gives an accurate V T . The gate voltage at the maximum g m (V g (g m_max )), the drain current at the maximum g m , I d (g m_max ), and the maximum g m (g m_max ) are obtained from Fig. 3a,c and Fig. 5d . These values are confirmed with V T values obtained from the I ds -V ds curve at V d ¼ 0.1 V.
